Abstract: A new CMOS bandgap voltage reference (BGR) is proposed and simulated using Silterra 0.13 µm CMOS technology. The proposed BGR utilizes 3 curvature-corrected current generators that compensate for the output voltage variation in an extended temperature range. The proposed circuit generates an output voltage of 1.181 V with a variation of 380 µV from !50°C to 150°C.
Introduction
The BGR circuit is an important buiding block of electronic devices, such as analog-to-digital converter and digital-to-analog converter. The voltage reference of the first-order BGR is obtained by adding the voltage across a p-n diode to the voltage that is proportional to the absolute temperature (PTAT) [1, 2, 3] . The nonlinear voltage across the p-n diode, which is explained in [4] , causes the variation in voltage reference. The proposed circuits in [5, 6, 7, 8, 9, 10] have been proven to compensate for the nonlinear voltage, which give optimum output voltage at operating temperatures between !50°C to 125°C. However, with increased temperature to 125°C, the circuit suffers from a huge output voltage variation because of uncontrolled nonlinear current generators. To avoid this problem, an improvement in nonlinear current generator is proposed, whereby the nonlinear current can be controlled and the reference voltage can be optimized for a wider operating temperature range.
Proposed design
The principal operation of the proposed BGR is shown in Fig. 1 . The proposed curvature-compensation technique has three nonlinear voltages V NL1 , V NL2 , and V NL3 , which are added to the first-order BGR. The nonlinear voltage V NL1 compensates for the voltage reference at T 1 , whereas V NL2 and V NL3 are produced for curvature correction between T 2 to T 3 . The nonlinear voltages V NL2 and V NL3 act like voltage pulses that control the voltage reference variation at all temperatures from T 2 to T 3 . As a result, the output voltage reference V REF with low variation can be achieved within the large temperature range of T 1 to T 3 .
To realize the curvature-corrected BGR, I NL1 , I NL2 , and I NL3 generators, along with the first-order BGR and a startup circuit, are proposed and illustrated in Fig. 2 . The output voltage V REF0 of the first-order BGR is expressed as
The nonlinear terms in V EB3 [4] , which cause output voltage variation at low and high temperatures, significantly vary from the reference voltage at typical temperatures. The proposed I NL1 generator G A fixes the voltage variation at a low temperature. The current I PTAT through the resistor R 4 produces a PTAT voltage given as
where
At a low temperature, M P 6 operates in saturation region, sourcing I NL1 into the first-order BGR. The voltage change at the source terminal of M P 6 and M P 7 is reduced by setting the size of M P 7 to be larger than M P 6 , which is detailed in [8] . With increased temperature, the gate voltage of M P 6 increases causing the decrease of the drain current, abruptly causing the transistor to move to cut-off region. The second current generator G B operates in the opposite condition as compared to G A . Initially at a temperature below T 2, the PTAT current will result in the voltage drop across R5 such that MP 9 is in the cut-off region. Hence, I NL2 exhibits negligible current. However, beyond T 2, the PTAT current flows through M P 8 , which is mirrored to R 5 . A PTAT voltage given as
drives M P 9 in saturation region, thereby producing significant nonlinear current I NL2 . The operation is similar in current generator G C , where I NL3 is produced and added to the first-order BGR. M N3 and R 6 limit I NL2 to a certain amount and pull the current down with increased temperature, whereas M N6 and R 8 control I NL3 at a higher temperature. M P 9 and M P 11 set the amount of current I NL2 and I NL3 , respectively. R 6 is set to be larger than R 8 . By increasing the temperature, M N3 is cut-off earlier than M N6 . The output voltage reference of the proposed circuit is given by where n is the emitter-area ratio of Q 1 and Q 2 , and I NL1 , I NL2 , and I NL3 are nonlinear currents flowing through M P 6 , M P 9 and M P 11 , respectively.
Simulation results and discussions
The proposed BGR shown in Fig. 2 is simulated with Silterra 0.13 µm process. The simulated voltage references and nonlinear current are plotted in Fig. 3 .
The maximum currents of 300, 150, and 400 nA are obtained for I NL1 , I NL2 , and I NL3 , respectively. The reference voltage is proportionally grown to the nonlinear current plotted at !50, 105, and 135°C. The maximum and minimum output voltages of the proposed BGR are 1.18102 and 1.18140 V respectively. Hence, the temperature coefficient of 1.6 ppm/°C is obtained within the temperature range of !50°C to 150°C, which is fivefold smaller than the temperature coefficient achieved from the first-order BGR. Table I compares the performance of the proposed curvature-compensated BGR circuits with that of [7] and [9] . The proposed BGR's temperature coefficient of 1.6 ppm/°C is better than the other designs. The simulation results under the influence of the 3 current generators indicate that the proposed curvature-compensation technique can be used to improve the TC of the BGR. More notably, with the addition of the third current generator G C , the temperature range is extended to 150°C. Hence, the uncontrolled voltage variation beyond 125°C can be alleviated.
Conclusion
A CMOS bandgap voltage reference with the new curvature-corrected technique is proposed. Based on this technique, the output voltage reference of 1.181 V with 380 µV variation is obtained, operating within the extended temperature range of !50°C to 150°C. The circuit is designed to operate at 2.5 V supply voltage. The accuracy of the proposed BGR is fivefold higher than that of the first-order BGR.
